

A comprehensive cheat sheet for Makefiles, covering syntax, variables, rules, functions, and command prefixes, along with practical examples.



Makefile Basics

Syntax Overview	Variables		Rules	
A Makefile consists of rules, variables, and directives. General Structure: target: prerequisites command	Variable Assignment	VAR = value # Recursive assignment VAR := value # Simple assignment VAR ?= value #	Explicit Rule	target: prerequisite1 prerequisite2 command1 command2
 target: The file to be created or updated. prerequisites: Files required for the target. command: Action to be executed. Comments: # This is a comment 	Variable Usage	Conditional assignment VAR += more_value # Append \$(VAR) # Access variable \${VAR} # Alternative syntax	Implicit Rule Pattern Rule	%.o: %.c gcc -c -o \$@ \$< \$(OBJ): %.o: %.c gcc -c -o \$@ \$<
<pre>Including Makefiles: include other.mk -include optional.mk # Ignore if it doesn't exist</pre>	Example	<pre>SRC = main.c utils.c OBJ = \$(SRC:.c=.o) # Substitutes .c with .o all: \$(OBJ) gcc -o myprogram \$(OBJ)</pre>		

Advanced Features

Page 1 of 3

Functions

Directives

ou :			
String	\$(subst FROM, TO, TEXT)	Conditional	<pre>ifeq (ARG1, ARG2)</pre>
Functions	# Substitution	Directives	commands
	\$(patsubst		else
	PATTERN, REPLACEMENT, TEXT) #		commands
	Pattern substitution		endif
	\$(strip STRING)		
	# Remove leading/trailing		ifdef VARIABLE
	whitespace		commands
	\$(findstring EIND IN)		else
	# Find string		commands
	(filter DATTEDN TEXT)		endif
	# Filter matching words		chuir
	# Filler matching words	Include Directive	
	(TILLET-OUL PATTERN, TEXT)	include Directive	<pre>include filenames</pre>
	# Filler out matching words		<pre>-include filenames #</pre>
	\$(sort LIST)		Non-fatal
	# Sort list		
	\$(word N,TEXT)	Override Directive	variable := value
	# Extract nth word		override variable :=
	<pre>\$(wordlist START, END, TEXT)</pre>		new value
	# Extract wordlist		
	\$(words TEXT)		
	# Count words	Command Execu	tion
	\$(firstword TEXT)		
	# First word	Commands are execu	ited by the shell. Each command is
		executed in a separat	e subshell.
File Name	\$(dir NAMES) #	Example	
Functions	Directory part	Example.	
	\$(notdir NAMES) # Non-	all:	
	directory part	echo "Startin	ng"
	<pre>\$(suffix NAMES) # Suffix</pre>	date	
	part	echo "Done."	
	<pre>\$(basename NAMES) #</pre>		
	Basename part	Use \$(shell commar	nd) to execute a shell command and
	\$(addsuffix SUFFIX, NAMES) #	use its output as a va	riable value.
	Add suffix	Examples	
	<pre>\$(addprefix PREFIX,NAMES) #</pre>	Example.	
	Add prefix	VERSION := \$(she)	ll git describetags
	\$(ioin LIST1.LIST2) # Join	abbrev=0)	
	lists		
	\$(wildcard PATTERN) #		
	Wildcard expansion		
	(realpath NAMES) #		
	Canonicalize file names		
	(abspath NAMES) #		
	Absolute file name		
	ADSULULE ILLE HAMME		
Conditional			
Functions	\$(if CONDITION, THEN-		
. 4100013	PART, ELSE-PART)		
	\$(or		
	CONDITION1, CONDITION2,)		
	\$(and		
	CONDITION1, CONDITION2,)		

Common Patterns & Best Practices

Target-Specific Variable Values

You can define variable values that are specific to a target.	You can define vari
Syntax:	pattern of targets.
<pre>target : variable = value</pre>	Syntax:
Fyample	%.0 : CFLAGS =
foo.o : CFLAGS = -02	This sets CFLAGS

```
bar.o : CFLAGS = -g
```

ariable values that are specific to a

Pattern-Specific Variable Values

```
= -02
```

s to -02 for all .0 files.

Order-only Prerequisites

Order-only prerequisites are listed after a pipe symbol They ensure that certain targets are built before the current target, but they don't cause the current target to rebuild if they are updated.

Syntax:

target: normal-prerequisites | order-onlyprerequisites

Example:

all: myprogram

myprogram: foo.o bar.o | config.h
gcc -o myprogram foo.o bar.o

config.h:
 ./configure

Debugging and Options

Makefile Options

make	Starts make process.
make -f <filename< td=""><td>Specifies the makefile to use.</td></filename<>	Specifies the makefile to use.
make -n or make just- print	Prints the commands that would be executed, without actually executing them (dry run).
make -B or make always- make	Unconditionally make all targets.
<pre>make -j [N] or make jobs=[N]</pre>	Specifies the number of jobs to run simultaneously. If N is omitted, make runs as many jobs simultaneously as possible.
make -k or make keep- going	Continue as much as possible after an error.

Phony Targets

.PHONY: target_name

.PHONY: all clean

rm -f *.o myprogram

all: myprogram

Example:

clean:

Phony targets are targets that do not represent actual files. They are typically used to define actions like clean, all, install, etc.
Syntax:

Debugging Tips

Use make -n or make --just-print to see the commands that Make will execute. Use make -d for verbose output, including variable assignments and implicit rules. Use \$(warning TEXT) or \$(error TEXT) to print debugging messages during Makefile parsing.

Example Makefile

Variables
CC = gcc
CFLAGS = -Wall -g
SRC = main.c helper.c
OBJ = \$(SRC:.c=.o)
TARGET = myapp

Phony target
.PHONY: all clean

Default target
all: \$(TARGET)

Link the object files to create the target

\$(TARGET): \$(OBJ) \$(CC) \$(CFLAGS) -0 \$(TARGET) \$(OBJ)

Compile C source files to object files
%.0: %.c

\$(CC) \$(CFLAGS) -C -O \$@ \$<

Clean target

clean: rm -f \$(OBJ) \$(TARGET)

Page 3 of 3