



**Makefile Basics**

**Syntax Overview**

A Makefile consists of rules, variables, and directives.

**General Structure:**

```
target: prerequisites
    command
```

- `target`: The file to be created or updated.
- `prerequisites`: Files required for the target.
- `command`: Action to be executed.

**Comments:**

```
# This is a comment
```

**Including Makefiles:**

```
include other.mk
-include optional.mk # Ignore if it doesn't exist
```

**Variables**

**Variable Assignment**

```
VAR = value # Recursive assignment
VAR := value # Simple assignment
VAR ?= value # Conditional assignment
VAR += more_value # Append
```

**Variable Usage**

```
$(VAR) # Access variable
${VAR} # Alternative syntax
```

**Example**

```
SRC = main.c utils.c
OBJ = $(SRC:.c=.o) # Substitutes .c with .o
all: $(OBJ)
    gcc -o myprogram $(OBJ)
```

**Rules**

**Explicit Rule**

```
target: prerequisite1
    prerequisite2
    command1
    command2
```

**Implicit Rule**

```
%.o: %.c
    gcc -c -o $@ $<
```

**Pattern Rule**

```
$(OBJ): %.o: %.c
    gcc -c -o $@ $<
```

**Advanced Features**

## Functions

<b>String Functions</b>	<pre><b>\$</b>(subst FROM, TO, TEXT) # Substitution  <b>\$</b>(patsubst PATTERN, REPLACEMENT, TEXT) # Pattern substitution  <b>\$</b>(strip STRING) # Remove leading/trailing whitespace  <b>\$</b>(findstring FIND, IN) # Find string  <b>\$</b>(filter PATTERN, TEXT) # Filter matching words  <b>\$</b>(filter-out PATTERN, TEXT) # Filter out matching words  <b>\$</b>(sort LIST) # Sort list  <b>\$</b>(word N, TEXT) # Extract nth word  <b>\$</b>(wordlist START, END, TEXT) # Extract wordlist  <b>\$</b>(words TEXT) # Count words  <b>\$</b>(firstword TEXT) # First word</pre>
<b>File Name Functions</b>	<pre><b>\$</b>(dir NAMES) # Directory part  <b>\$</b>(notdir NAMES) # Non- directory part  <b>\$</b>(suffix NAMES) # Suffix part  <b>\$</b>(basename NAMES) # Basename part  <b>\$</b>(addsuffix SUFFIX, NAMES) # Add suffix  <b>\$</b>(addprefix PREFIX, NAMES) # Add prefix  <b>\$</b>(join LIST1, LIST2) # Join lists  <b>\$</b>(wildcard PATTERN) # Wildcard expansion  <b>\$</b>(realpath NAMES) # Canonicalize file names  <b>\$</b>(abspath NAMES) # Absolute file name</pre>
<b>Conditional Functions</b>	<pre><b>\$</b>(if CONDITION, THEN- PART, ELSE-PART)  <b>\$</b>(or CONDITION1, CONDITION2, ...)  <b>\$</b>(and CONDITION1, CONDITION2, ...)</pre>

## Common Patterns & Best Practices

### Target-Specific Variable Values

You can define variable values that are specific to a target.
<b>Syntax:</b>
<pre>target : variable = value</pre>
<b>Example:</b>
<pre>foo.o : CFLAGS = -O2 bar.o : CFLAGS = -g</pre>

## Directives

<b>Conditional Directives</b>	<pre><b>ifeq</b> (ARG1, ARG2) ...commands...  <b>else</b> ...commands...  <b>endif</b>  <b>ifdef</b> VARIABLE ...commands...  <b>else</b> ...commands...  <b>endif</b></pre>
<b>Include Directive</b>	<pre><b>include</b> filenames... <b>-include</b> filenames... # Non-fatal</pre>
<b>Override Directive</b>	<pre>variable := value <b>override</b> variable := new_value</pre>

### Command Execution

Commands are executed by the shell. Each command is executed in a separate subshell.
<b>Example:</b>
<pre>all:     echo "Starting..."     date     echo "Done."</pre>
Use <code>\$(shell command)</code> to execute a shell command and use its output as a variable value.
<b>Example:</b>
<pre>VERSION := \$(shell git describe --tags -- abbrev=0)</pre>

### Pattern-Specific Variable Values

You can define variable values that are specific to a pattern of targets.
<b>Syntax:</b>
<pre>%.o : CFLAGS = -O2</pre>
This sets <code>CFLAGS</code> to <code>-O2</code> for all <code>.o</code> files.

## Order-only Prerequisites

Order-only prerequisites are listed after a pipe symbol `|`. They ensure that certain targets are built before the current target, but they don't cause the current target to rebuild if they are updated.

### Syntax:

```
target: normal-prerequisites | order-only-prerequisites
```

### Example:

```
all: myprogram

myprogram: foo.o bar.o | config.h
    gcc -o myprogram foo.o bar.o

config.h:
    ./configure
```

## Phony Targets

Phony targets are targets that do not represent actual files. They are typically used to define actions like `clean`, `all`, `install`, etc.

### Syntax:

```
.PHONY: target_name
```

### Example:

```
.PHONY: all clean

all: myprogram

clean:
    rm -f *.o myprogram
```

## Debugging and Options

### Makefile Options

<code>make</code>	Starts make process.
<code>make -f &lt;filename&gt;</code>	Specifies the makefile to use.
<code>&gt;</code>	
<code>make -n</code> or <code>make --just-print</code>	Prints the commands that would be executed, without actually executing them (dry run).
<code>make -B</code> or <code>make --always-make</code>	Unconditionally make all targets.
<code>make -j [N]</code> or <code>make --jobs=[N]</code>	Specifies the number of jobs to run simultaneously. If N is omitted, make runs as many jobs simultaneously as possible.
<code>make -k</code> or <code>make --keep-going</code>	Continue as much as possible after an error.

### Debugging Tips

Use `make -n` or `make --just-print` to see the commands that Make will execute.  
Use `make -d` for verbose output, including variable assignments and implicit rules.  
Use `$(warning TEXT)` or `$(error TEXT)` to print debugging messages during Makefile parsing.

### Example Makefile

```
# Variables
CC = gcc
CFLAGS = -Wall -g
SRC = main.c helper.c
OBJ = $(SRC:.c=.o)
TARGET = myapp

# Phony target
.PHONY: all clean

# Default target
all: $(TARGET)

# Link the object files to create the target
$(TARGET): $(OBJ)
    $(CC) $(CFLAGS) -o $(TARGET) $(OBJ)

# Compile C source files to object files
%.o: %.c
    $(CC) $(CFLAGS) -c -o $@ $<

# Clean target
clean:
    rm -f $(OBJ) $(TARGET)
```