# CHEAT HERO

# SystemVerilog Cheatsheet

Arrays

A concise reference for SystemVerilog syntax and constructs, covering data types, operators, procedural statements, and verification features.



#### **Basic Data Types**

log ic	Two-state type, can be 0 or 1. Preferred for synthesizable designs.	Fixed- array
re g	Historically used for sequential logic outputs; now largely replaced by <b>logic</b> .	Dynar
bi t	Two-state, unsigned data type.	Assoc array
in t	32-bit signed integer.	
rea 1	64-bit floating-point number.	
tim e	64-bit unsigned integer representing simulation time.	

# **Operators & Expressions**

#### Arithmetic Operators

+, -, *,	Addition, subtraction, multiplication, division, modulo.
**	Exponentiation.

#### Logical Operators

&& ,    ,	Logical AND, OR, NOT. Operates on
!	boolean values (1 or 0).

## **Procedural Statements**

#### Sequential Blocks

always_	Combinational logic block. Re-evaluates whenever any of its inputs change.
always_	Sequential logic block. Used for describing flip-flops and registers.
always_ latch	Latch inferrence. Avoid using latches in synchronous design.

Fixed-size array	logic [7:0] data [0:15]; // 16 elements, each 8 bits wide.
Dynamic array	<pre>int dyn_array[]; dyn_array = new[array_size];</pre>
Associative array	<pre>bit [63:0] assoc_array [string]; // Index with string.</pre>

### User-Defined Types

typede f	<pre>typedef logic [3:0] nibble_t; nibble_t my_nibble;</pre>
struc t	<pre>typedef struct {   logic valid;   logic [7:0] data; } packet_t; packet_t my_packet;</pre>
enum	typedef enum {IDLE, READ, WRITE} state_t; state_t current_state;

#### Bitwise Operators

&,  , ^, ~	Bitwise AND, OR, XOR, NOT. Operates on individual bits.
~&, ~ , ~^	Bitwise NAND, NOR, XNOR.

### **Reduction Operators**

```
      (a),
      Reduction AND, OR, XOR. Operates on all bits

      (1),
      of a vector to produce a single-bit result.
```

#### **Conditional Statements**

if-else	<pre>if (condition) begin    // statements end else begin    // statements end</pre>
case	<pre>case (expression) value1: statement; value2: statement; default: statement; endcase</pre>

#### Shift Operators

<<, >>, <<<, >>>,	Logical left shift, logical right shift, arithmetic left shift, arithmetic right shift.	
Comparison Operators		
==, !=, ===, !==	Equality, inequality, case equality, case inequality. Case equality considers X and Z.	
>, <,	Greater than, less than, greater than or	

equal to, less than or equal to.

# Loop Statements

>= , <=

for	for (int i = 0; i < 10; i++) begin // statements end
while	while (condition) begin // statements end
repeat	repeat (8) begin // statements end

#### Task and Function

tas k	Can consume simulation time. Can have input, output, and inout arguments.
func tion	Cannot consume simulation time. Returns a single value. Can only have input arguments.

## **Verification Features**

### Assertions

assert property	Checks if a property holds true. Can be used for functional coverage.
cover property	Collects coverage information based on property evaluation.

rand	Specifies that a variable should be randomized.
constrai nt	Defines constraints that the random values must satisfy.

#### Coverage

Measure of how well the design's
functionality has been exercised during
verification. Check covergroup and
coverpoint

